REMARKS

The Examiner is thanked for the indication that claims 1-9 are allowable over the prior art of record.

Claims 1-9 and 21-24 are presented for consideration. Claims 1 and 21 are independent. No claims have been amended.

In the Office Action, the Examiner rejected claims 21-24 under 35 U.S.C. 102(b) as being anticipated by U.S. Patent No. 5,390,140 to Smarandoiu et al. ("Smarandoiu"). A claim is anticipated only if each and every element of the claim is found in a reference. (M.P.E.P. § 2131 citing Verdegaal Bros. v. Union Oil Co. of California, 814 F.2d 628 (Fed. Cir. 1987)). The identical invention must be shown in as complete detail as is contained in the claim. Id. citing Richardson v. Suzuki Motor Co., 868 F.2d 1226,1236 (Fed. Cir. 1989)). Applicant respectfully traverses the rejection.

Claim 21 recites in pertinent part "an amplifier having an output node; and a gain stage, coupled to the amplifier, having a trip point to track a potential on the output node." The Examiner asserts among other things that Smarandoiu teaches a gain stage 600 having a trip point to track a potential on the output node of the amplifier. Applicants respectfully disagree with the Examiner's interpretation of Smarandoiu.

For instance, the Examiner characterizes the circuitry represented by reference number 600 as a gain stage when at column 5, lines 31-32 Smarandoiu clearly describes it as "a low input capacitance buffer stage 600." Second, for the sake of argument, even if the circuitry represented by reference number 600 can be characterized as a gain stage, Applicants disagree with the Examiner's assertion that Smarandoiu teaches that the circuitry represented by reference number 600 has a trip point to track a potential on the output node of the sense amplifier.

For example, at column 6, lines 23-29, Smarandoiu states that "The combination of devices formed by first pass transistor 331, second pass transistor 342, and *modified inverter* transistors 336, 337, 338 and 339 will force a voltage level onto data input node 330, which

has a value close to *the trip point of the modified inverter*, where the trip point is defined as the voltage applied at the data input node 330 that results in an equal voltage level at the first bias node 334." That is, Smarandoiu is describing the trip point of the sense amplifier 24's input bias voltage network made up of modified inverter transistors 336, 337, 338 and 339, not a trip point of the low input capacitance buffer stage 600.

Smarandoiu therefore fails to teach at least these elements of claim 21 as required by M.P.E.P. § 2131. As such, Smarandoiu fails to anticipate claim 21. Claims 22-24 properly depend from claim 21. As such, Smarandoiu fails to anticipate claims 22-24 as well. Accordingly, Applicants respectfully request that the Examiner reconsider and withdraw the rejection.

42.P8837 Serial No. 09/607,782

Examiner: T. Tran
Art Unit: 2816

CONCLUSION

Applicant submits that all grounds for objection and rejection have been properly traversed. Therefore, Applicant respectfully requests that the Examiner reconsider and withdraw all presently outstanding rejections and pass claims 21-24 to allowance. The Examiner is invited to telephone the undersigned representative if the Examiner believes that an interview might be useful for any reason.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN

Date: 12/29/2003

Jan Little-Washington Reg. No.:41,181

12400 Wilshire Boulevard Seventh Floor Los Angeles, CA 90025-1026 (206) 292-8600

FIRST CLASS CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage in an envelope addressed to Mail Stop Non-Fee Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

Name of Person Mailing Correspondence

Signature Signature

Dumber 27, 2

Date